Difference between revisions of "Minimig Expansion"
Jump to navigation
Jump to search
(table) |
|||
Line 3: | Line 3: | ||
! Bus !! Comment | ! Bus !! Comment | ||
|- | |- | ||
− | |[http://en.wikipedia.org/wiki/Zorro_II ZorroII]|| 16bit direct cpu, autoconf | + | |[http://en.wikipedia.org/wiki/Zorro_II ZorroII]|| 16bit direct cpu, autoconf, busmaster |
|- | |- | ||
|[http://en.wikipedia.org/wiki/Zorro_II ZorroIII]|| 32bit | |[http://en.wikipedia.org/wiki/Zorro_II ZorroIII]|| 32bit |
Revision as of 19:59, 27 July 2007
Bus | Comment |
---|---|
ZorroII | 16bit direct cpu, autoconf, busmaster |
ZorroIII | 32bit |
ISA8 | 8bit, dumb |
ISA16 | 16bit |
PCI | 32bit, autoconf |
PCI-Express | serial lanes |
USB | Options: Ethernet, Mass storage, Multimedia Vinculum Vmusic |
http://www.amiga.org/modules/newbb/viewtopic.php?topic_id=39358&forum=8&viewmode=flat&order=ASC&start=140
ATA (IDE), ZorroII, SCSI all wants a large number of I/O pins. There a currently 4 remaining. A few more possible by reusing boot configuration pins. Getting larger fpga means BGA and that is a path you don't want to go.
But fpgas are capable of really fast communications, esp the standard spartan3. So a possibility is to use the leftover I/O to connect another fpga to hookup these things. Essentially a "south bridge" running on a pseudo serial bus.
Not minding the cost of an extra fpga, special copper trace requirements, support circuitry, power, and connectors.
Connect the Zorro bus bridge directly to the CPU bus